Rxd Sample Delay.
This register is used to delay the sample of the rxd input port. Each value
represents a single ssi_clk delay on the sample of rxd. Note; If this register
is programmed with a value that exceeds the depth of the internal shift
registers (SSI_RX_DLY_SR_DEPTH) zero delay will be applied to the rxd sample.