* you can do

- set the address of the first buffer in the DMA regs
- start
- wait for started
- set the address of the next buffer in the DMA regs
- enable LAST\* -> START short
- wait for started (this waits for the previous transfer to be fully done)
- etc