An fpga question:
    Suppose I have two clocks A@100MHz, B@110MHz,
    I write to reg R from A at some point in time.
    Can I safely read R from B many clocks later without clock domain crossing techniques such as fifo?