right now I am adding two signals `s_axi_aclk` and `s_axi_aresetn` and doing the following:
```python
m.d.comb += ClockSignal().eq(self.s_axi_aclk)
m.d.comb += ResetSignal().eq(~self.s_axi_aresetn)
```