JamesMunns[m]: > <@jamesmunns:beeper.com> ```rust
> let mut core = stm32f4xx_hal::pac::CorePeripherals::take().unwrap();
> core.SCB.enable_icache();
> ```

Is this safe to do with RTIC? I'm used to using the initial context given